

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/982,458	10/17/2001	Manjunath D. Haritsa	P-5404	7394	
24209 75	590 03/11/2005	EXAMINER			
GUNNISON MCKAY & HODGSON, LLP 1900 GARDEN ROAD			TAT, BINH C		
SUITE 220	ROAD	ART UNIT	PAPER NUMBER		
MONTEREY,	CA 93940		2825		
			DATE MAILED: 03/11/2005	DATE MAILED: 03/11/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Ap	plication No.	Applicant(s)				
			9/982,458	HARITSA ET AL				
	Office Action Summary	Ex	aminer	Art Unit				
		Bir	nh C. Tat	2825				
Period fo	The MAILING DATE of this commun	ication appears	on the cover sheet with t	he correspondence ad	idress			
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (3 period for reply is specified above, the maximum si ure to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	ICATION. c of 37 CFR 1.136(a). nunication. d) days, a reply withinatutory period will approximation, by statute, caus	In no event, however, may a reply n the statutory minimum of thirty (30 ply and will expire SIX (6) MONTHS e the application to become ABAND	be timely filed) days will be considered time from the mailing date of this of				
Status								
1)⊠	Responsive to communication(s) file	ed on <i>17 Octob</i>	er 2001.					
·	This action is FINAL . 2b)⊠ This action is non-final.							
3)	.—							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□	<u></u>							
Applicati	ion Papers							
10)⊠	The specification is objected to by the The drawing(s) filed on 17 October 2 Applicant may not request that any objected to Replacement drawing sheet(s) including The oath or declaration is objected to	2001 is/are: a)[ction to the draw the correction is	ing(s) be held in abeyance. required if the drawing(s) i	See 37 CFR 1.85(a). s objected to. See 37 C	FR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119							
a)l	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internationsee the attached detailed Office actions	documents had documents had of the priority d anal Bureau (PC	ve been received. ve been received in Appli locuments have been rec CT Rule 17.2(a)).	ication No eived in this National	Stage			
Attachmen			_					
2) ☐ Notic 3) ⊠ Inforr	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (P mation Disclosure Statement(s) (PTO-1449 or r No(s)/Mail Date <u>01/08/02 08/29/02</u>	PTO/SB/08)		nary (PTO-413) ail Date nal Patent Application (PTO	O-152)			

Application/Control Number: 09/982,458 Page 2

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 09/982458 filed on 10/17/01.

Claims 1-49 remain pending in the application.

Double Patenting

Claims 1-49 provisionally rejected under 35 U.S.C. 101 as claiming the same invention as claiming the same invention as that of claims 1-26 of copending Application No. 09/982459. This is a <u>provisional</u> double patenting rejection since the conflicting claims have not in fact been patented.

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-49 provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-77 of copending Application No. 09/982452. Although the conflicting claims are not identical, they are not patentably distinct from each other because the removal unnecessary steps in an invention is an obvious development in the art.

Claim Rejections - 35 USC § 103

Page 3

Application/Control Number: 09/982,458

Art Unit: 2825

- 2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Rejection of Claims 1-27 49

4. Claims 1-49 are rejected under 35 U.S.C. 103(a) as being unpatentable over
Camporese et al. ("Camporese"), U.S. Patent 6,205,571 and Graef, U.S. Patent 6,305,001.
Camporese discloses a clock tree distribution network for distributing a clock signal across a chip involving clock skew analysis. Although Camporese suggests Applicants' limitations,
Camporese does not disclose a specific system for implementing the method. Graef also discloses a clock tree distribution planning method and additionally discloses a system for

Art Unit: 2825

implementing the method that is a typical system used in IC designs. Graef further states that the system disclosed represents "one of many suitable computer platforms for implementing the method." (col. 15, II. 47-50). Both Camporese and Graef disclose a method involving a clock distribution network. However, Graef details the system that would be necessary to implement methods involving clock distribution networks in general. It therefore would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to use the system of Graef, or some similar system configuration, to implement the Camporese method.

5. Pursuant to claims 1, 14, 27, and 37 which recites a Clock Data Model (Fig. 2 illustrates this limitation; also, col. 3, II. 48-50 discloses a clock-related electrical simulation model) for use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

partitioning the complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50;

Art Unit: 2825

storing the plurality of simulations in the Clock Data Model: col. 11, II. 19-22, wherein the tuned netlist represents the CDM with stored simulations;

evaluating the complete clock net to determine whether the results converge: col. 9, II. 35-60, wherein the true point load response matrix is checked against the smoothed point load response matrix which has calculations of clock signal arrival times.

- 6. Pursuant to claims 2, 15, 28, and 38 wherein partitioning comprises breaking the complete clock net into equal sized parts according to rectangular grid coordinates: Figure 2 illustrates this limitation.
- 7. Pursuant to claim 3, 16, 29 and 39 wherein the method further comprises breaking at least one of the plurality of local clock nets down into at least one sub-local clock net: col. 4, II. 28-31 suggests the existence of sub-local clock nets depending on the embodiment.
- 8. Pursuant to claim 4, 17, 30, and 40 wherein the method further comprises simulating the at least one sub-local clock net prior to simulating the corresponding local clock net: Fig. 7, step 735; col. 9, II. 60-64.
- 9. Pursuant to claims 5, 18, 31, and 41 wherein at least two of the plurality of local clock nets are simulated in parallel: Creation of isolated net lists which represent local clock nets and are treated in parallel for tuning or simulation purposes, col. 9, II. 8-27; see also col. 9, II. 61-67 which discloses parallel tuning or simulation.
- 10. Pursuant to claims 6, 19, 32, 42 wherein simulating the clock nets comprises extracting a layout of the local clock net and the conductors routed above and through the local clock net from a microprocessor network database: the creation of the electrical netlist suggests this limitation, col. 6, II. 10-65;

Art Unit: 2825

extracting component values of the elements of the local clock net from the microprocessor network database: col. 6, II. 48-65;

simulating the local clock net based on the layout and the component values: col. 6, II. 48-65; extracting a load of the local clock net on the global clock net: col. 6, II. 48-65.

- 11. Pursuant to claims 7, 20, 33, and 43 wherein simulating the local clock net comprises assuming that the clock arrival times form the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net: col. 9, II. 35-43.
- Pursuant to claims 8, 21, 34, and 44wherein simulating the global clock net comprises extracting the layout of the global clock net from a microprocessor network database: the creation of the electrical netlist, col. 6, II. 10-65, details the layout connections; extracting component values of the elements of the global clock from the microprocessor network database: col. 6, II. 48-65;

inserting the simulated loads of the plurality of local clock nets: col. 6, II. 48-54; see also col. 7, II. 13-15;

simulating the global clock net based on the layout, the component values, and the simulated local clock net loads: col. 6, II. 48-65.

13. Pursuant to claims 9, 22, 35, and 45 wherein if the results do not converge, replacing the clock arrival times with those calculated for the simulated global clock net: col. 9, lines 4756; re-simulating one of the plurality of local clock nets to generate a load for the local and global clock net: col. 12, II. 12-23;

Art Unit: 2825

re-simulating the global clock net based on the simulated or re-simulated load of each of the plurality of local clock nets: col. 12, II. 12-13 wherein the twig wiring represents the local clock nets.

combining the simulations and re-simulations to form the complete net: col. 11, II. 33-50.

14. Pursuant to claims 10, 23, and 46 wherein re-simulating the local clock net comprises resimulating the local clock net based on the layout, the component values, and the calculated clock arrival times: col. 6, II. 48-65;

extracting a load of the at least one local clock net on the global clock net: col. 6, II. 48-65.

- 15. Pursuant to claims 11, 24, and 47 wherein the method comprises re-simulating at least a second of the plurality of local clock nets in parallel with the at least one local clock net:
- 16. Pursuant to claims 12, 25 and 48 wherein re-simulating the global clock net comprises inserting the simulated or re-simulated loads of the plurality of local clock nets (col. 6, II. 48-54; see also col. 7, II. 13-15); and

re-simulating the global clock net based on the layout, the component values, and the simulated or re-simulated local clock net loads: col. 6, II. 48-65.

17. Pursuant to claim 13, 26, 36 and 49, wherein the method further comprises storing the plurality of re-simulations in the Clock Data Model: col. 11, II. 19-22.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 - 4:00 (M-F).

Art Unit: 2825

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Binh Tat Art Unit 2825 March 5, 2005

> A. M. Thompson Primary Examiner Technology Center **2**800